深度学习>> Thesis>> 返回
项目作者： TFotakis

项目描述 ：
Analysis and design methodology of convolutional neural networks mapping on reconfigurable logic
高级语言： Tcl
项目地址: git://github.com/TFotakis/Thesis.git
创建时间： 2019-05-10T10:39:21Z
项目社区：https://github.com/TFotakis/Thesis
开源协议：
下载


Vivado Design Suite User Guide - High-Level Synthesis_1650725631579.pdf
Zynq UltraScale+ MPSoC - A Hands-On Guide to Effective Embedded System Design_1650725632204.pdf
Vivado Design Suite Tutorial - High-Level Synthesis_1650725630955.pdf
UltraFast DesignMethodology Guide for theVivado Design Suite_1650725630082.pdf
A Zynq Accelerator for Floating Point Matrix Multiplication Designed with Vivado HLS_1650725629002.pdf
AXI Reference Guide_1650725629137.pdf
PetaLinux Tools Documentation 2018.3_1650725629460.pdf
PetaLinux Tools Documentation 2019.2_1650725629962.pdf
Loukas_Charisios_Dip_2020_1650725627850.pdf
EFFICIENT CONVOLUTIONAL NEURAL NETWORK WEIGHT COMPRESSION FOR SPACE DATA CLASSIFICATION ON MULTI-FPGA PLATFORMS - ICASSP2019_CNN_FPGA_1650725628424.pdf
Pitsis_Antonios-Georgios_Dip_2018_1650725628621.pdf
Implementation and impact of an ultra-compact multi-FPGA board for large system prototyping_1650725625871.pdf
Deep Learning - Ian Goodfellow, Yoshua Bengio, Aaron Courville_1650725613665.pdf