项目作者: akzare

项目描述 :
Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.
高级语言: SystemVerilog
项目地址: git://github.com/akzare/Async_FIFO_Verification.git
创建时间: 2017-11-13T20:51:30Z
项目社区:https://github.com/akzare/Async_FIFO_Verification

开源协议:MIT License

下载