注册
登录
FPGA/ASIC
>>
Bare-Metal-Closed-Loop-Speed-Control-System
>>
返回
项目作者:
NishadSaraf
项目描述 :
Bare metal (without embedded OS) DC motor speed control system
高级语言:
Verilog
项目主页:
项目地址:
git://github.com/NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System.git
创建时间:
2017-09-21T04:15:47Z
项目社区:
https://github.com/NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System
开源协议:
下载
PmohHB3_Schematics_1647943692600.pdf
Report_proj2_1647943692652.pdf
embsys_1647943692692.pdf
embsys_1650151682999.pdf
PmohHB3_Schematics_1650151682706.pdf
Report_proj2_1650151682858.pdf