A device agnostic I2C bus master, intended for use with a bus master controller address/databus cpu interface