A very basic L2-L3 cache hierarchy trace based simulator. The cache implements LRU as the page replacement policy.